Cover Image for Learn Open IC Design Together - Caravel SoC FPGA Validation Platform

Learn Open IC Design Together - Caravel SoC FPGA Validation Platform

Hosted by Accomdemy 馃檶
Jun
12
Zoom
Registration
Past Event
This event ended 110 days ago.
Hello! To join the event, please register below.
About Event

Interested in Learning Open-Source IC Design and Validating Your Designs?

馃毄 Event Topic: Learn IC Design for All: Caravel SoC FPGA Validation Platform

馃棑 Event Date: June 12th, 9:00 PM PT

馃珎This event is open to all individuals interested in open-source IC design, whether you are a developer, student, or maker. Join us and be part of this exciting opportunity!

馃搷Online Event: https://us02web.zoom.us/j/82950627201

Event Introduction:
Over the past 15 weeks of collaborative learning, the community has come together to learn the process of IC design development and jointly develop a validation platform. This platform allows users to validate the functionality and feasibility of their designs based on the Caravel SoC using FPGA. It will help developers ensure the smooth operation of their designs.

During this event, we will demonstrate the collaborative development achievement between the Accomdemy Open Source Community and Bridge of Life Education Foundation. We will share detailed information about the verification platform, provide demonstrations on its usage, and engage in discussions on how to apply it to your desired IC designs. It's a great opportunity to interact and learn with experts and enthusiasts in the field of open-source IC design.

Speakers' Introduction:
Jiin Lai is the co-founder and CTO of VIA Technologies. He has over 30 years of experience in IC design and the PC industry. Since 2020, he has been teaching high-level synthesis and SOC design courses at NTU, NTHU, and NYCU. He also founded the Bridge of Life Education Foundation, dedicated to technology education in schools.

Caravel SoC Verification Platform Overview:
We have ported the Caravel Harness and circuit board components to support PYNQ on MPSOC FPGA. Before chip tape-out, the entire Caravel system can be verified at hardware speed, achieving application/system-level validation. This platform greatly enhances confidence in chip functionality.

Click the link to register and share this event to help spread the word about the energy of the Taiwan open-source community! Let's together create new possibilities in the world of open-source IC design!